Knowledge Database

Altera provides the following knowledge database that includes support solutions, frequently asked questions, and known issues. Browse by category and note the number in parenthesis indicating the number of results available.

Show All Hide All
Recent Solutions Last 7 days solutions (8) Last 14 days solutions (19) Last 30 days solutions (52)	Known Issues Device Family Issues (60) Arria II GX (3) Arria GX (5) Stratix IV (18) Stratix III (9) Stratix II GX (28) Stratix II (13) Stratix GX (1) Stratix (2) Cyclone III (6) Cyclone II (4) Cyclone (3) HardCopy II (7) HardCopy (2) MAX II (1) Configuration Devices (1) Quartus II Issues (752) Version 9.0 (34) Version 8.1 (24) Version 8.0 SP1 (11) Version 8.0 (34) Version 7.2 SP2 (3) Version 7.2 SP1 (7) Version 7.2 (63) Version 7.1 SP1 (32) Version 7.1 (49) Version 7.0 (42) Version 6.1 (44) Version 6.0 SP1 (24) Version 6.0 (38) Version 5.1 SP1 (25) Version 5.1 (38) Version 5.0 SP1 (34) Version 5.0 (47) Version 4.2 (46) Version 4.1 (43) Version 4.0 SP1 (25) Version 4.0 (37) Version 3.0 SP2 (6) Version 3.0 SP1 (6) Version 3.0 (31) Version 2.2 SP2 (9) Documentation Issues (24) Application Notes (7) Handbook (9) Pin Connection Guidelines (4) User Guides (4) Errata Sheets Release Notes
Devices (949) Board Design and Layout (40) BSDL/BST Files (27) Layout (8) Signal Integrity (1) Other (4) Configuration (195) Active Serial (AS) (28) Configuration Devices (29) Configuration I/O (29) Design Security/AES (13) Download Cables (10) Error Detection/CRC (6) Fast Passive Parallel (FPP) (3) JTAG (33) Parallel Flash Loader (7) Passive Parallel Async (PPA) (1) Passive Serial (PS) (2) Remote Configuration (5) Serial Flash Loader (5) Other (24) DSP Block/Multiplier Block (5) All Features (5) External Memory Interface (52) DDR (7) DDR2 (16) DDR3 (1) DLL/DQS Circuitry (6) QDRII (8) RLDRAM II (5) Other (9) General Architecture (Non I/O) (29) CPLD (10) FPGA (10) Structured ASIC (9) Gigabit Transceivers (46) Physical Layer/PHY (19) Protocols (10) Signal Integrity (3) Other (14) I/O (276) Architecture/Features (86) HSPICE Models (2) IBIS Models (80) Pin-Outs (26) Placement Requirements (10) Signal Integrity (12) Standards (42) Other (18) Internal Memory (24) All Features (24) PLL/Clock Management (73) Architecture/Features (44) Clock Management (13) PLL Reconfiguration (4) Specifications (12) Power (54) Early Power Estimator (12) Power Supply Design (16) PowerPlay Power Analyzer (5) Thermal Management (9) Other (12) Programming (76) 3rd Party Programming (2) Configuration Devices (8) Download Cables/Hardware (18) In-System/Circuit Programming (23) Programming Software (21) Other (4) Quality/Reliability/Packaging (38) Manufacturing/Assembly/Reflow (10) Reliability (9) RoHS (3) Specifications (10) Other (6) Source Synchronous SERDES (19) All Features (19) Other (Devices) (22) Other (22)	Design Software (1058) Design Entry/Planning (136) 3rd Party EDA/PCB Design Entry (2) AHDL (6) Assignment Editor (11) I/O - Pin Planning/Management (28) Megafunctions/MegaWizard (36) Quartus II Schematic Entry (9) Structured ASIC Design Flow (2) Tool/GUI Settings (11) Verilog HDL (6) VHDL (12) Other (13) Implementation/Optimization (150) Assignment Editor (6) Chip Planner/Editor (11) Design Assistant (1) Design Space Explorer (2) Device Migration (2) Incremental Compile/Routing (10) LogicLock/Floorplan Editor (8) Metastability (1) PowerPlay Power Analyzer (9) Quartus II Place & Route (60) RTL/Technology Map Viewer (4) Scripting (Tcl/Command Line) (2) Tool/GUI Settings (5) Other (29) Installation/Licensing (91) Installation (45) Licensing (46) MAX+PLUS II (161) All Features (161) Programming/On-Chip Debug (79) Quartus II Programmer (26) SignalTap II/ SignalProbe (30) Other (23) Project Management (20) 3rd Party EDA Setup (1) Quartus II Projects (14) Scripting (Tcl/Command Line) (2) Other (3) Simulation/Verification (168) 3rd Party Formal Verification (22) 3rd Party Simulator (83) 3rd Party Timing Analysis (2) All Features (5) In-System Memory Content (1) ModelSim Altera (13) Quartus II Simulator (19) Quartus II Timing Analysis (1) SignalTAP II, SignalProbe (5) Tool/GUI Settings (3) Other (14) Synthesis (134) 3rd Party Synthesis (45) Quartus II Synthesis (80) Scripting (Tcl/Command Line) (3) Tool/GUI Settings (2) Other (4) Timing Analysis (66) 3rd Party Timing Analysis (4) Quartus II Timing Analysis (59) Scripting (Tcl/Command Line) (1) Other (Design Software) (53) Other (53)
Intellectual Property (137) Core Behavior (58) All Features (58) Design Examples (2) All (2) DSP Builder (11) All Features (11) Installation & Licensing (6) Installation (3) Licensing (3) IP ToolBench (7) All Features (7) MegaWizard/GUI (11) All Features (11) Scripts/Constraints File (4) All Features (4) Simulation / Verification (17) All Features (17) SOPC Builder (5) All Features (5) Timing Analysis (2) All Features (2) Other (Intellectual Property) (14) Other (14)	Embedded Processors (272) Design Example (8) All (8) Excalibur Devices (13) All Features (13) Hardware Development (19) Configuration/Booting (2) Flash Programming (4) Hardware Debug (3) Simulation (4) Other (6) Installation / Licensing (5) Installation (3) Licensing (2) Nios I Architecture (10) All Features (10) Nios II Architecture (10) All Features (10) Software Development (114) 3rd Party Products (5) Command Line/SDK Shell (10) HAL (8) Legacy SDK (11) Nios II IDE (40) SW Debug (23) Other (17) SOPC Builder (68) Avalon Switch Fabric (12) Components (22) GUI (20) Other (Embedded Processors) (25) Other (25)
Development Kits (28) 3rd Party/Partner Kits/Boards (2) All (2) Altera Development Kits (23) Demonstration Design (2) Development Board Files (3) Reference Design (3) Other (15) Installation - Licensing (3) Installation (3)	Other (192) Altera.com (2) All Features (2) mySupport (2) All Features (2)
Show All Hide All

Note: Support and Technical Documentation includes all the content under the Support and Literature sections of Altera's website. Knowledge Database search is a subset of Altera's Support section and currently includes support solutions.

Self-Help Tools

• PowerPlay Early Power Estimators (EPE) and Power Analyzer
• Stratix^® II GX Eye Viewer
• Pre-emphasis and Equalization Link Estimator (PELE) Technology
• I/O Navigator
• MSL Calculator
• Altera^® Programming Tools
• Quartus^® II Design Checklist